Introduction
Nonvolatile memory cells, which are essential components for digital, portable and self-standing electronics, attract more and more attention, since the miniaturization, low power consumption and reliable data storage are highly desirable to solve the problem of large data capacity, integration density.
Memories based on ultrathin layered two-dimensional (2D) materials like graphene and transition-metal dichalcogenides (TMDCs), such as MoS 2 , even graphene-oxide which can act as field effect transis-good trap ability, low power consumption and outstanding thermal stability (3, 41, 42) . However, to our knowledge, there is no black phosphorus involved nonvolatile memory device being reported yet. We expect to enhance the performance of memory devices by combining the few-layer black phosphorus with conventional Al 2 O 3 /HfO 2 /Al 2 O 3 gate stack.
In this paper, we demonstrate memory devices fabricated from black phosphorus and high-k HfO 2 .
As expected, the device shows a significant hysteresis and a substantial memory window thanks to the superior trap capacity of the Al 2 O 3 /HfO 2 /Al 2 O 3 (AHA) gate stack. Meanwhile, a robust charge retention of 70% retain after 10 years and stable endurance of more than 1200s and 120 cycles are obtained.
The application of the conventional Al 2 O 3 /HfO 2 /Al 2 O 3 gate stack renders a possibility for a massive production of high-performance of black phosphorus-based 2D memory devices.
Results and discussion
Few-layer black phosphorus is obtained through mechanical exfoliation from black phosphorus bulk crystals onto prepatterned SiO 2 /Si ++ substrates with the thickness of SiO 2 of 300 nm (25) . We chose the particular flake with a thickness of 15 nm, as confirmed by atomic force microscopy, as extremely thin flakes ( <5 nm) have a low mobility of ∼ 10 cm 2 V −1 s −1 (17, 44) . Source and drain contacts of 5 nm/85 nm Ti/Au were deposited via thermal evaporation. Subsequently, the Al 2 O 3 /HfO 2 /Al 2 O 3 (AHA) gate stack was grown via an atomic layer deposition (ALD) system with layer thickness of 5/8/35 nm, respectively. More details of device fabrication process can be found in the Methods.
A typical device schematic is shown in Fig.1(a) . The non-Ohmic contact was indicated in Fig.1(b) and sublinear dependence of I sd was clear in the small range as shown in the inset. An applied top-gate voltage (V T G ) modulates the amount of charge stored in the HfO 2 charge-trap layer, causing the variation of the conductivity of the BP channel. A back-gate voltage (V BG ) was applied to the degenerately doped silicon substrate to tune the memory characteristics by systematically shifting the Fermi level of black phosphorus. We noted that through the ALD deposition process the device performance can be significantly improved because of the thermal annealing under vacuum (19, 45) . Also, the encapsulation of black phosphorus in a high-k dielectric environment will reduce the Coulomb scattering and modify the phonon dispersion in few-layer black phosphorus. Moreover, the oxide capping would protect the BP from ambient degradation (46, 47) . The black phosphorus in our device is measured to be about 15 layers by atomic force microscopy. The transfer curve (I DS -V T G ) of the device can be obtained by sweeping V T G while keeping the back gate grounded. When V BG is swept between -40 to +40 V, the appearance of the hysteresis between the forward and backward sweep curves indicates the interface effect from SiO 2 and the black phosphorus channel, as shown in Fig.1(c) .
The transfer characteristics were explored to probe the storage capability of the black phosphorus memory device. As shown in Figure 1 electric field effect. When the gate voltage is swept toward a higher positive value, the holes in trap layer will be pushed back to the BP channel; meanwhile, the electrons in conduction band of BP will be pulled into the trap layer which also can screen the top-gate electric field and cause the threshold voltage shifted to the positive direction (see Fig.2 ). Then, an appreciable memory window can be obtained in the transfer characteristic curve as a result of the capability of electron and hole trapping from AHA stack.
As the top-gate voltage changes from positive to negative, the memory cell works in the program state, while as the top-gate voltage changes from negative to positive, the memory cell works in the erase state. The amount of charge stored in the charge-trap layer can be estimated from the expression:
where e is the electron charge, ∆V is the threshold voltage shift toward the negative or the positive direction compare to the original transfer curve (50) . According to Figure 3 To study the dynamic transition rate of the black phosphorus memory device, a positive pulse (+16 V, duration of 3s) was applied to the top gate (V BG = 0) to set the device in the erase state, followed by a -16 V pulse with different duration time. The reading procedure was performed by sweeping I DS -V T G in a very small range (+4 to +12 V) to minimize the effect of the measurements to the device's state.
After each reading operation, a positive pulse (+16 V, duration of 3s) was applied on the top gate to reset the device in the erase state. The threshold voltage shift ∆V T H was acquired by applying in a linear fit to the linear regime of the reading I DS -V T G curve. Figure 4 (a) shows a clear shift of the threshold voltage when the width of the pulse is changed to 10 ms, which sets a reference for the following dynamic behaviour measurements. ∆V T H shows nearly a saturation behaviour when the pulse width increases to 3 s (Figure 4(a) ). The charge-trapping rate can be estimated from the expression: We estimate that only 30% of the charges will be lost after 10 years. where ∆V T H is the threshold voltage shift and ∆t is the pulse width ( To test the endurance of the memory device, a sequence of pulse (± 16 V, duration of 100 ms) was applied to the top gate with V BG = 0 while I DS was measured (V DS = 300 mV). As presented in Figure   6 (a), the charge trapping can be preserved over 100 cycles. Most memory devices relying on charge trapping suffer from problems related to charge retention, such as loss of charge by back-tunnelling, injection of carriers of the opposite type or redistribution of charge in defects (52) . The robustness and stability of the device shows a great perspective of applications in nonvolatile memory technology.
As 2D materials like graphene, MoS 2 , even graphene oxide have received much attention in view of their application for nonvolatile memory, organic memories also have been studied as leading contending devices for future memory devices (43, (53) (54) (55) (56) . Here, we compared the performances of our devices based on black phosphorus to those of reported memory devices based on other 2D materials and organic materials (Table 1) . Compared with graphene and MoS 2 charge trapping memories, the memory devices fabricated in our study display better performance with stable retention of 70% retain after 10 years, while the memory window and endurance comparable to these devices. In addition, in terms of memory window, retention, miniaturization and low energy consumption, the device discussed in our work is obviously superior than those of organic memories. So it is reasonable to believe that nonvolatile memory devices based on black phosphorus hold great promise for future flexible and transparent memory devices.
Conclusion
In conclusion, we have demonstrated a memory device based on few-layer black phosphorus and Al 2 O 3 /HfO 2 /Al 2 O 3 charge-trap stack. All the devices studied showed similar hysteresis characteristics, regardless of the channel length and BP film thickness. From the measurement of retention and endurance characteristics, it was confirmed that high-k dielectric HfO 2 layer acts as an effective charge-trapping layer in this configuration. High on/off current ratio of 10 2 , large memory window about 12 V at V T G =16V, long data retention that only 30% charge loss after 10 years, were attained. This study provides a promising route towrads the flexible and transparent memroy devices, utilising ultrathin two-dimensional materials.
Experimental section Device fabrication
Thin layers of black phosphorus were mechanically exfoliated on a silicon wafer with 300 nm-thick SiO 2 . The flakes were identified by a combination of optical and scanning electron microscopy (JEOL).
We used multilayer BP with a thickness of ∼ 15 nm and widths of around ∼ 5 µm. The SiO 2 /Si ++ is used as a back gate to control the carrier concentration in the BP. Source and drain electrodes of 
Characterization of BP material and device
Atomic force microscopy (Bruker Multimode 8) was used to ensure the qualities and total film thickness of black phosphorus. Electrical properties of fabricated devices were measured with a semiconductor parameter analyzer (Agilent, B1500A) in vacuum and at room temperature. 
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